Instantaneous hardware protection is a very important method to protect inverters at the moment of over current or short circuit fault. For standalone inverters, the hardware protection can also be modified to achieve current limiting during the over current or short-circuit period. In conventional cycle by cycle (CBC) current protection, all switches of the inverter are turned OFF immediately when current is higher than the over current threshold. However, it may lead to protection being triggered frequently and high di/dt in switches and diodes, which will do harm to the reliability of the inverter. To solve this issue, a new CBC current limiting method is proposed, which turns off partial switches of the inverter. The operation principle of the conventional method and the presented method are detailed analyzed with switching states and implementation circuits given. In addition, the presented method is verified by an engineering prototype, and experimental results verified the effectiveness of the proposed method.
I. INTRODUCTION
To meet higher requirements of reliability in power supply systems, the technique of fault protection and recovery is becoming more and more important for inverters [1] - [5] . In grid-connected power systems, such as photovoltaic (PV) grid-tied system, inverters need to have the zero-voltage ridethough ability. In standalone power systems, over current protection and short-circuit ride-though function are necessary. For example, in the railway track power system, inverters need to output and limit the over current until the monitor cutting off fault loads. After that, inverters could switch to normal operating condition immediately.
In order to cope with the challenge of over current and short-circuit conditions, many current limiting technologies have been investigated. In low power systems, a positive The associate editor coordinating the review of this manuscript and approving it for publication was Madhav Manjrekar. temperature coefficient (PTC) thermistor is embedded into the circuit to limit over current [6] , [7] . In high power systems, breakers as well as fuses are used to limit over current. However, both of them have a long trip time, which is longer than tens of milliseconds [8] . The hybrid circuit breaker (HCB), which constituted by a solid-state circuit breaker and a mechanical circuit breaker, is proposed to shorten the trip time to dozen microseconds [6] - [9] . But it is still too long to protect the switching devices, such as IGBTs, at the moment of short-circuit fault [10] - [13] . In addition, PTC thermistor, breaker and fuses cannot be reset immediately, so that they do not have a short circuit ride-though function.
To limit over current and ride-though short circuit fault, the inverter can switch from the voltage-controlled mode to the current-controlled mode [14] - [16] , and switch back when the fault is removed, as shown in Fig. 1(a) . However, the mode switch is determined by the fault detection module. Thus, the tradeoff between sensitivity and anti-interference should be carefully designed. The mode switching can be achieved by a dual-loop-controlled inverter as well, as shown in Fig. 1(b) [17] - [19] . The reference of the inner current loop is limited by the maximum output of the outer voltage loop. However, the regulating speed of the current reference depends on the cutoff frequency of the outer voltage loop. Moreover, the outer voltage loop also suffers the issue of the PI regulator desaturation at the moment of fault recovery. On the other hand, since the digital control has sampling and control loop delay, both of these software-based current limiting methods have the drawback of slow dynamic response. Therefore, the software-based methods cannot protect the switching devices effectively under the short-circuit fault condition. As a result, the hardware-based over current protection circuit is an indispensable part in control circuits [10] , [14] , [16] .
The cycle by cycle (CBC) current protection method is one of the effective hardware-based over current protection methods, which also can be used to limit output current [20] - [22] . The gating signals of switching devices are disabled and enabled in each switching cycle. For a three-level neutral point clamped (3L-NPC) half-bridge inverter, when the short-circuit fault was occurred at the positive half cycle, the CBC current limiting is triggered at the moment of current achieving its protection threshold. All the active switches are turned OFF (switches all turned OFF CBC current limiting method, SAF-CBC). The inductor current will be forced to commutate to antiparallel diodes of S 3 and S 4 , as the blue arrow shown in Fig. 2 . Since the voltage on the inductor is changed from the positive voltage to the negative voltage, the inductor current is decreased to its recovery threshold very quickly. The SAF-CBC will be triggered many times under the fault condition, which is harmful to the reliability of the inverter.
A switch partial turned OFF CBC current limiting (SPF-CBC) method to fulfill railway track power system requirement is proposed in this paper. Compared with the SAF-CBC method, it can reduce triggered times and di/dt. The rest of the paper is organized as follows. In Section II, the 3L-NPC half-bridge inverter in the railway track power system is briefly introduced. The operation principle of the SAF-CBC method is detailed analyzed, and the main drawbacks are addressed. In Section III, the operation principle of SPF-CBC method and its application in the 3L-NPC half-bridge inverter are presented. Experimental and simulation results are presented in Section IV to verify the feasibility of the proposed strategy. Finally, Section V concludes this paper.
II. SAF-CBC CURRENT PROTECTION METHOND A. SYSTEM CONFIGURATION AND INVERTER TOPOLOGY
As depicted in Fig. 3 , the power module in the railway track power system is composed of a front-end VIENNA rectifier and two single-phase 3L-NPC half-bridge inverters, which provide two kinds of output voltages, 220Vac∼25Hz and 110Vac∼25Hz to different loads. The structure and control of these two inverters are exactly the same. To simplify the analysis, the inverter #1 (110Vac∼25Hz) is taken as an example in the following sections.
When the inverter is operating at the positive half cycle, S 2 is turned ON, and S 4 is turned OFF. S 1 and S 3 are high-frequency switching complementarity. While at the negative half cycle, S 3 is turn-on status, and S 1 is turned OFF. S 2 and S 4 are high-frequency switching complementarity.
In the railway track power supply system, the output current should be limited by the power modules during the short-circuit fault. Further, the power module has to output current until removing the fault load. Then, the power module switches to the normal condition. The control diagram of the inverter is shown in Fig. 4 . The Proportional-Resonance (PR) regulator is employed to control the output voltage v o , and it is implemented by a digital signal processor (DSP) chip. The CBC circuit is implemented by a complex programmable logic device (CPLD) chip.
B. IMPLEMENTATION OF SAF-CBC METHOD
The schematic of SAF-CBC method is shown in Fig. 5 . It is constituted by a hysteresis comparator, a D-Type Flip-Flop and four AND Gates. i L_abs is the absolute value of the inductor current, I sth is the threshold of the hysteresis comparator. The output of the hysteresis comparator v pro is connected with the Reset pin of the D-Type Flip-Flop. The positive terminal Q of the D-Type Flip-Flop, v q is defined as an over current protection (OCP) signal.
Taking the positive half cycle as an example, the protection logic is shown in Fig. 6 . When i L_abs is higher than the upper limit I sth_h , v pro will be set high, and v q will be set low. As a result, the gating signals, v gs1 to v gs4 are turned OFF by AND Gates. When i L_abs is decreased to the lower limit I sth_l , v gs1 to v gs4 will not be recovered immediately until the moment of next rising edge of the clock signal.
C. SWITCHING STATES OF SAF-CBC METHOD
The switching states of inverter #1 with SAF-CBC method under the short-circuit fault condition are analyzed in detail. The employed circuit parameters are listed in TABLE I. The upper limit I sth_h and the lower limit I sth_l for the inverter #1 are 30 A and 20 A, respectively, which are realized by a hysteresis comparator. The value of the inductor varies with the current. To simplify the analysis, the inductance with 30 A DC bias, and the direct-current resistance (DCR) at 20 • C are used for the following calculation and simulation.
The equivalent circuits of switching states at the positive half cycle under the short-circuit fault condition are shown in Fig. 7 and Fig. 8 . Where v AO is the output voltage between terminal A and O, i L is the inductor current. i L is increased from 0 to the upper limit I sth_h . As shown in Fig. 7 (a), S 1 and S 2 are turned ON, and the other switches are turned OFF. Therefore, the voltage on the inductor is equal to the half of DC voltage. The expression of inductor current can be derived from the equivalent circuit in s-domain, as shown in Fig. 7 
According to the parameters listed in TABLE I, the duration time of i L increased to I sth_h can be calculated with the help of inverse Laplace transform,
Since the switching period is 25us, t rco is shorter than a half of switching period. It indicates that the inductor current can be extremely high without any protection in such a short time. i L is decreased from I sth_h to 0. As shown in. Fig. 8(a) , the antiparallel diodes of S 3 and S 4 are turned ON, and all the switches are turned OFF according to the SAF-CBC method. Therefore, the voltage on the inductor is equal to the negative half of the DC voltage. The expression of inductor current can be derived from the equivalent circuit in s-domain, as shown in Fig. 8 
i L (0) is the initial value of the inductor current at the beginning of switching state #2, which is equal to I sth_h . Therefore, the initial voltage on the inductor is i L (0) · L f . The duration time of i L decreased to 0 can be calculated by equation (3) . The result is
Based on the switching state analysis above, the total time of state #1 and state #2 is 22.6us. The total time is shorter than a switching period. Therefore, the waveforms of actual protection logic are depicted in Fig. 9 .
On the one hand, although the inductor current can be decreased to zero in one switching period, which is certainly smaller than I sth_l , the gating signals could not be enabled until the moment of next rising edge of the clock signal. It indicates that the lower limit of the hysteresis comparator in the SAF-CBC method is invalid.
On the other hand, the triggered frequency of SAF-CBC is almost equal to the switching frequency. It leads to all the switches turn-on and turn-off with high di/dt. Furthermore, there is a high current flowing through the antiparallel diodes of IGBTs at switching state #2. The current conduction characteristic of an antiparallel diode is usually poorer than that of an independent fast-recovery diode. It indicates that the damaging risk of employed IGBTs is increased. As a result, the SAF-CBC method cannot protect switching devices effectively in the 3L-NPC half-bridge inverter.
III. SPF-CBC CURRENT PROTECTION METHOD A. IMPLEMENTATION OF SPF-CBC METHOD
The schematic of the SPF-CBC method is shown in Fig. 10 . Compared with the SAF-CBC method, the positive output Q of the D-type Flip-Flop is connected to AND Gates of PWM1 and PWM4. v gs2 and v gs3 are still regulated by the modulation waveform. Therefore, only v gs1 and v gs4 are turned OFF under the short-circuit fault condition, as shown in Fig. 11 .
B. SWITCHING STATES OF SPF-CBC METHOD
The equivalent circuits of switching states under the shortcircuit fault condition are shown in Fig. 12(a) . It can be seen that, the inductor current is flowing through S 2 and D 1 . The voltage on the inductor is equal to zero. Thus, the inductor current is decreased to the lower limit gradually. The initial value of inductor current is I sth_l rather than 0. 
1) STATE #1 [REFER TO FIG. 12]
This state is similar to the State #1 of SAF-CBC method. The only difference is that i L is increased from the lower limit I sth_l to the upper limit I sth_h . The expression of inductor current is derived from the equivalent circuit in s-domain, as shown in Fig. 12(b) ,
i L (0 S1 ) is the initial value of the inductor current at the beginning of switching state #1, which is equal to I sth_l . Therefore, the initial voltage on the inductor is i L (0 S1 ) · L f . The duration time of i L increased from I sth_l to I sth_h can be solved by (5) . The result is t rim = 3.80us.
2) STATE #2 [REFER TO FIG. 12] The inductor current i L is decreased from the upper limit I sth_h to the lower limit I sth_l . As shown in Fig. 12(a) , S 2 and D 1 are turned ON. Thus, the voltage on the inductor is equal to 0.
The expression of inductor current can be derived from the equivalent circuit in s-domain, as shown in Fig. 12(c) ,
i L (0 S2 ) is the initial value of the inductor current at the beginning of switching state #2, which is equal to I sth_h . Therefore, the initial voltage on the inductor is equal to i L (0 S2 ) · L f . The duration time of i L decreased to I sth_l can be solved by (7) . The result is
Based on the switching states analysis above, the total time of state #1 and state #2 is 384.8 us. Considering one switching cycle delay of CBC method in recovery, the triggered period of SPF-CBC method is almost between 384.8 us and 409.8 us. Therefore, the triggered period of SPF-CBC method is much longer than that of SAF-CBC method, which reduces the protection and recovery times. The triggered period can also be regulated by the value of the lower current threshold. Further, since the inductor current is not flowing through the antiparallel diodes of the switches, the reliability of the inverter is enhanced.
C. SIMULATION RESULTS
In order to investigate the performance of the proposed SPF-CBC current limiting method, a simulation model is built by PSIM. The simulation parameters are listed in TABLE I. The simulation waveforms are redrew by Origin-Pro according to the simulation data. As a result, the waveforms with different ordinates can be merged into a single picture.
The waveforms at the triggered moment of SAF-CBC and SPF-CBC are shown in Fig. 13, where v out is the output voltage, i L is the inductor current, v gs1 and v gs2 are gating signals of S 1 and S 2 , respectively. It can be seen that, the inductor current i L range of SPF-CBC method is much smaller than that of SAF-CBC method. In Fig. 13(a) , i L is varied between 0 and I sth_h by using the SAF-CBC method. The triggered period is 22us, which is quite shorter than one switching period. In Fig. 13(b) , i L is varied between I sth_l and I sth_h by using the SPF-CBC method. The triggered period is 400us. Therefore, compared with the SAF-CBC method, the triggered period of SPF-CBC method is much longer. It indicates a fewer number of protection and recovery times, and it is helpful to enhance the inverter reliability. 
D. THE EXTENSION OF SPF-CBC METHOD
The proposed SPF-CBC method can be easily applied to the other kind of inverters, such as full-bridge inverters. As shown in Fig. 14, S 1 and S 2 are a pair of high frequency switches, while S 3 and S 4 are a pair of grid frequency switches. Only S 1 and S 2 are turned OFF under the short-circuit fault condition. S 3 and S 4 are operating with line-frequency under the shortcircuit fault condition.
If a short-circuit occurs at positive half cycle, S 1 and S 2 are turned OFF. The inductor current flows through S 4 and the antiparallel diode of S 2 . Although the inductor current flows through the antiparallel diodes of IGBT, the SPF-CBC method can still reduce the number of protection and recovery times.
IV. EXPERIMENTAL RESULTS
A 2 kW dual-output 3L-NPC half-bridge inverter prototype was built to verify the feasibility of SPF-CBC method. Fig. 15 presents the picture of the engineering prototype. The specifications of the prototype are listed in TABLE I. The DSP TMS320F28335 and the CPLD EPM570T100 are used as the digital control chips of the prototype.
The D-Type Flip-Flop and AND Gates in Fig. 10 are programmed by the CPLD. A counter was designed to record low-level times of v pro . Once the times reach 400, the inverter will be shut down thoroughly. It is used to compare the protection times of the two methods. Fig. 16 and Fig. 17 show the output current and output voltage waveforms of the inverter #1 with SPF-CBC method and SAF-CBC method at the moment of short-circuit fault, respectively, where i o1 is the output current of the inverter #1, and v o1 is the output voltage of the inverter #1.
It can be seen that, the output current waveforms in Fig 16 swing between I sth_l and I sth_h , which are similar to the simulation waveforms in Fig. 13(b) . The detailed waveforms are shown in Fig. 18 . v gs1 and v gs2 are the gating signals of S 1 and S 2 . v gs2 is high-level under the short-circuit fault condition. The protection period is 300.47us and it is longer than ten switching periods. Although 300.47us is shorter than the simulation result (400us in Fig. 13(b) ), it is still reasonable considering the complex parasitic parameters of the actual circuit.
However, the output current waveform in Fig. 17 is different from that in Fig. 13(a) . The difference is highlighted with a red dashed line. Since there are stray inductances and resistances in the inverter, the output current i o1 is not varied between 0 and threshold. Under the high di/dt condition, the impact of parasitic parameters is quite severe.
Compared with the SPF-CBC method in Fig. 16 , the low-level times of v pro with SAF-CBC method in Fig. 17 achieves 400 faster. In other words, the protection and recovery times of SPF-CBC method are much less than that of SAF-CBC method in a fundamental period.
The waveforms of both the inverter #1 and the inverter #2 under the short-circuit fault condition are shown in Fig 19. v o1 and v o2 are output voltages of inverter #1 and inverter #2, respectively. i o1 and i o2 are output currents of inverter #1 and inverter #2, respectively. In addition, the counter in CPLD is removed. From Fig. 19 , it can be seen that, output currents of two inverters are limited pretty good during the short-circuit fault period. The output voltages of two inverters recover immediately, when the short-circuit fault is removed. The amplitude of v o1 and v o2 need three fundamental periods to recover to their rated value, because the intermediate bus voltage drops a lot during short-circuit fault period.
V. CONCLUSION
A switches partial turned OFF CBC current limiting method for the 3L-NPC half-bridge inverter is proposed in this paper. Compared with the conventional switches all turned OFF CBC current limiting method, the switches S 2 and S 3 are kept ON status under the short-circuit fault condition. Therefore, the voltage on the inductor is equal to zero, which lowers the decreasing speed of the inductor current.
Analysis and experimental results show that the presented CBC protection method can reduce the number of current limiting circuit being triggered. Furthermore, the inductor current is avoided to flow through the antiparallel diodes of IGBTs. Therefore, the reliability of the inverter can be enhanced.
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